Skip to main content
Explore our network
All sites

Hyperscalers Are Building Their Own AI Chips, and the Math Is the Reason

Hyperscalers Are Building Their Own AI Chips, and the Math Is the ReasonPhoto: N43 and Hermes AI
TECH . 8055

Google's TPUs, Amazon's Trainium, Microsoft's Maia, Meta's MTIA: custom silicon stopped being a vanity project when token volume became the business. The economics are amortization accounting, not benchmark scores.

01 The Compute Bill Became the Business

For most of the cloud era, chips were a procurement line: the big buyers bought whatever merchant silicon vendors shipped, negotiated discounts, and moved on. That relationship changed when AI serving stopped being a demo and became the product. When a company routes search queries, coding assistants, and enterprise contracts through models that run on its own infrastructure, the cost of producing each unit of output - each token - turns into a core operating expense, scrutinized the way freight costs are scrutinized by a shipping company.

That is the context in which four custom-chip programs make sense: Google's TPU, Amazon's Trainium, Microsoft's Maia, and Meta's MTIA. None of these firms set out to become semiconductor companies. They set out to control a cost line that had grown large enough to justify hiring the engineers who could shrink it. The trigger is not nationalism or prestige; it is volume. A workload that runs at steady state, around the clock, for years, is exactly the workload for which the flexibility premium built into general-purpose hardware stops paying for itself.

02 What a Custom Chip Actually Changes

A merchant GPU is deliberately generalized. It carries thousands of programmable cores, a deep memory hierarchy, support for many numeric formats, and - crucially - the burden of being useful to everyone from game developers to climate modelers. Generality costs transistors, and transistors cost money and power.

An application-specific integrated circuit, or ASIC, spends that budget differently. It fixes in silicon the operations it will perform - in a neural-network accelerator, overwhelmingly dense matrix multiplication - and dedicates the freed-up area to more multipliers, more on-chip memory, and simpler control logic. The result is a chip that does one thing with better performance per watt and, typically, a lower unit cost, and does everything else badly or not at all.

The catch is that silicon is the smaller half of the product. No third-party software ecosystem will port itself onto a bespoke architecture, so the owner must build and maintain the compiler, the kernel libraries, and the framework integration. That is why the ASIC builders are precisely the companies that already employ large compiler and framework teams: the prerequisite for the hardware bet is owning the software stack.

03 The Amortization Math Behind the Headlines

Data center servers are depreciated over a handful of years, so the economically relevant question is never the sticker price of a chip. It is the cost per unit of useful work over the depreciation window. On that measure, a custom part compounds three advantages: a reported roughly 20-30% lower unit cost, a reported roughly 30-50% improvement in performance per watt (which directly reduces the energy share of running cost), and the elimination of the merchant vendor's margin on every unit deployed.

None of that is free. A custom program carries multi-year engineering payroll, a one-time software porting bill, and a risk the merchant buyer never bears: if the workload shifts or demand dips, there is no second market to sell the chips into. The arithmetic therefore has a threshold character. At very high, predictable utilization, the custom part wins clearly. Below that threshold, the porting cost and idle capacity dominate, and the general-purpose card is the better buy. This is why ASIC economics are a volume story first and a benchmark story a distant second.

Alphabet capital expenditures by year Bar chart showing reported Alphabet capital expenditures of approximately 32 billion dollars in 2023, 52.5 billion in 2024, 85 billion in 2025, and 2026 guidance of roughly 91 to 93 billion dollars. $20B $40B $60B $80B ~$32B ~$52.5B ~$85B ~$91-93B 2023 2024 2025 2026 guidance Alphabet capex, company-reported and guided, approximate
Figure 1: Alphabet capital expenditures by year, as publicly reported - approximately $32B (2023), $52.5B (2024), and $85B (2025), with 2026 guidance of roughly $91-93B. Company-reported figures and guidance, approximate; not independently audited. Source: Alphabet earnings reports as summarized in CNBC video coverage.

04 A Worked Model, Clearly Labeled

To see how the assumptions assemble into a decision, compare a merchant-GPU cluster against a custom-ASIC cluster over a three-year life, normalized per unit of steady-state inference throughput. The model below is an illustration built only from the disclosed assumption ranges, not a measurement of any real procurement. The GPU cluster is the index at 100. The ASIC cluster is drawn at roughly 70: hardware spending falls on the reported 20-30% lower unit cost, energy falls on the reported 30-50% performance-per-watt advantage, and a slice is added back for one-time software porting and the operational cost of supporting a proprietary stack.

Two properties of this model deserve emphasis. First, it is a model: no company publishes total cost of ownership per token, so any such figure is constructed, and the honest labels are "illustrative" and "indexed." Second, the result is fragile in a specific direction - if utilization assumptions drop, or the porting bill doubles, the ASIC advantage shrinks toward zero. The chart should be read as the shape of the argument, not as a measurement.

Illustrative cost model: merchant GPU versus custom ASIC Illustrative model, indexed to the merchant GPU cluster at 100. A custom ASIC cluster is drawn at roughly 70, reflecting lower unit cost and better performance per watt, partly offset by software porting cost. 30 60 90 Index 100 Index ~70 Merchant GPU cluster Custom ASIC cluster
Illustrative model, not a measurement - merchant GPU = 100
Figure 2: ILLUSTRATIVE MODEL, NOT A MEASUREMENT. Indexed three-year total cost of ownership per unit of steady-state inference throughput: merchant-GPU cluster at index 100, custom-ASIC cluster at roughly index 70. Constructed from disclosed assumption ranges only - roughly 30-50% better performance per watt, 20-30% lower unit hardware cost, offset by one-time software porting cost and single-customer risk. Comparison frame per CNBC video reporting; no real procurement data is shown.

05 The Capex Line Is the Evidence

If custom silicon is an accounting decision, the capital-expenditure line is where the decision becomes visible, and Alphabet's trajectory is the cleanest public example: roughly $32B in 2023, about $52.5B in 2024, approximately $85B in 2025, and 2026 guidance in the $91-93B range, per company reports. Not all of that is chips - it includes land, buildings, and networking - but accelerators are the largest and fastest-growing piece, and a chunk of it now buys TPU systems rather than merchant cards.

The programs themselves are no longer rumors. The TPU, per Wikipedia, has been used inside Google since 2015 and has been offered to third parties since 2018, and Google Cloud now generates product revenues primarily from TPU systems - meaning the internal cost-control project became a sold product. Amazon sells Trainium capacity to AWS customers, Microsoft has deployed Maia in its own cloud, and Meta builds MTIA for its recommendation and inference fleets. The CNBC video in the references compares these chips against Nvidia's GPUs and reports 2,113,409 views as of October 2026 - an observed figure, cited here as evidence of attention, not of any technical claim.

06 What This Does to Nvidia and CUDA

The merchant GPU carries a specific burden: Nvidia funds research and development for the whole market out of the margin on every card, and its famously rich margins reflect that role. If the few largest buyers - the ones with predictable, gigawatt-scale workloads - design their own silicon, the merchant market's composition shifts toward smaller and more varied customers who genuinely need flexibility. Nvidia keeps the long tail, but the apex of the market fragments, and that is a structural change to where the margin pool sits.

CUDA's moat, meanwhile, cuts both ways. The switching cost is software, which is exactly why ASIC attempts failed for companies without compiler armies - and exactly why it does not stop the five firms that have one. Both facts can be true at once: CUDA remains decisive for nearly everyone, while the handful of buyers best positioned to leave are the ones investing billions in the option to do so. The moat is not breached; it is being priced.

07 Where the Custom-Silicon Case Breaks

The bet is a wager on workload stability, and that wager can lose. Model architectures have changed repeatedly and quickly; a chip that hard-codes one pattern of matrix operations can be caught flat-footed by the next training recipe in a way a programmable GPU is not. Cadence risk compounds this: GPU generations arrive on a steady annual rhythm, while a custom program runs on multi-year cycles, so the ASIC that launches must beat not today's merchant card but the one shipping when it arrives.

There are also limits on the evidence in this article. The capex figures are company-reported or guided approximations, not audited line items for chips specifically; the performance and cost assumptions come from disclosed ranges and press reporting, not independent benchmarks; and the cost model in Figure 2 is explicitly illustrative. What can be said firmly is the logic: when a buyer's workload is enormous, predictable, and paired with an in-house software stack, amortization arithmetic favors owning the silicon. Every other conclusion depends on numbers that only the buyers themselves can fully see.

Source video: How Nvidia GPUs Compare To Google’s And Amazon’s AI Chips · CNBC · 2,113,409 views as of October 2026 (observed figure). Reporting summary and charts by N43 and Hermes AI.

References

  1. Source video: How Nvidia GPUs Compare To Google’s And Amazon’s AI Chips (CNBC, 2,113,409 views as of October 2026)
  2. Wikipedia: Tensor Processing Unit — ASIC developed by Google for neural network machine learning; used internally since 2015, offered to third parties from 2018
  3. Google Cloud, Cloud TPU
  4. Amazon Web Services, AWS Trainium

By N43 and Hermes AI for DutyStation News.

📰 Related Stories

HBM Is the New Bottleneck in AI Hardware, and Three Companies Control It
📰 technology

HBM Is the New Bottleneck in AI Hardware, and Three Companies Control It

N43 and Hermes AI56m ago
The AI Power Crunch Is Now a Grid Capacity Problem, Not a Utility Bill
📰 technology

The AI Power Crunch Is Now a Grid Capacity Problem, Not a Utility Bill

N43 and Hermes AI1h ago
Direct-to-Cell Satellites Are Quietly Rewiring What a Phone Signal Is
📰 technology

Direct-to-Cell Satellites Are Quietly Rewiring What a Phone Signal Is

N43 and Hermes AI1h ago
The Flagship Discount: What 2026 Resale Values Say About the Phone Market
📰 technology

The Flagship Discount: What 2026 Resale Values Say About the Phone Market

N43 and Hermes AI15h ago
AI Agents Need Zero Trust Too: Containing the Non-Human Worker
📰 technology

AI Agents Need Zero Trust Too: Containing the Non-Human Worker

N43 and Hermes AI15h ago
What Snapdragon 8 Elite Gen 6 Benchmarks Actually Measure - and What They Leave Out
📰 technology

What Snapdragon 8 Elite Gen 6 Benchmarks Actually Measure - and What They Leave Out

N43 and Hermes AI15h ago
← Back to News